Abstract-We present a design method for an optimized highefficiency harmonic loaded oscillator. The proposed approach predicts the performance of oscillators including output power, dc-RF conversion efficiency, and dc-bias current shift during start-up transition. In this method, the performance of the oscillator can be optimized based on the performance analysis of the active device under the assumed operation conditions. The effects of fundamental and harmonic loading on output power and efficiency are investigated by the proposed approach. Two kinds of stability conditions are addressed for an oscillator initially biased at a low gate voltage. Using the proposed approach, we design an oscillator that has a high efficiency of 61% at 1.86 GHz with a very low bias voltage of 2.0 V.
I. INTRODUCTION
A N oscillator can be viewed as an active device with an external feedback network. The feedback network elements are usually determined in order for the active device to deliver maximum output power to the load. To maximize the output power, it is required to correctly characterize the active device by small-or large-signal linear parameters or nonlinear device models. A number of oscillator design methods have been reported that use large-signal -or -parameters obtained from measurement [1] - [4] or modified small-signal -parameters [3] , [5] . These quasi-nonlinear techniques are simple, but their accuracies are valid only when the harmonic components are negligible or small enough compared with the fundamental frequency component. Hence, these approaches fail to predict the performance correctly for cases in which oscillators operate in a saturated region. Other oscillator design approaches have been studied to include the nonlinearities more precisely with nonlinear device models [6] - [8] , but they are analysis-based approaches rather than synthesis-based ones. Although Berini [9] investigated experimentally the harmonic effects on output power of an oscillator, no paper has yet been reported that explicitly deals with harmonic effects. In this paper, we present a nonlinear design method for a harmonic loaded oscillator and clearly show the effects of fundamental load and harmonic load on the performance of an oscillator.
The contents of this paper are as follows. In Section II, we present a systematic nonlinear oscillator design approach which can precisely deal with nonlinear phenomena, including output power, efficiency and harmonic effects. In this approach, the embedding network elements are synthesized through the analysis of the RF operating point of the active device. In Section III, we discuss the load lines for maximum power and for maximum dc-RF conversion efficiency. In Section IV, we investigate start-up and build-up criteria for oscillators. The start-up criterion is a microwave representation of the Nyquist stability criterion using the -parameters. The build-up condition tells us whether the noise signal satisfying the small-signal oscillation condition grows up to the steady state. To verify the validity of the proposed design method, a harmonic loaded oscillator is designed and tested in Section V.
II. NONLINEAR DESIGN METHOD

A. Substitution Theory
When an active device is given, it is generally difficult to assess whether a designed oscillator has the optimum performance in its output power or efficiency. This is because there are a lot of different types of oscillators and the tuning of the embedding circuits may change the oscillation frequency and output power simultaneously. Fig. 1 shows the scheme of the oscillation analysis in commercial harmonic-balance computer-aided design (CAD). 1 It uses OSCTEST for the analysis of a general oscillator. OSCTEST is used to inject a signal to the oscillator and to check whether or not the oscillation condition is met. The oscillation occurs when the loop gain is unity. The active device operates at the RFdrive level of the injected power of OSCTEST when the oscillation condition is satisfied. Small variations in the circuit parameters in Fig. 1 change the oscillation frequency and output power at the same time. Hence, it is not easy to design an embedding network for the optimum performance of an oscillator using the method described above. In order to overcome this difficulty, we notice that the output power of an oscillator is related to the RF drive level of OSCTEST and the terminal voltages and currents , , and , shown in Fig. 1 . Since an oscillator is viewed as an active device with an external feedback network, it is a timesaving approach to analyze an oscillator by separating it into an active device and an external feedback network. Also, the external feedback network can be substituted with the terminal impedance of the active device to avoid the nuisance that many different embedding networks may yield the same terminal voltages and currents to the active device. Consequently, the design problem is now reduced to the determination of the RF drive level ( ) corresponding to the injection signal of OSCTEST and load termination [ ] at the desired frequency. The detailed procedure for the determination of the RF-drive level and the terminal impedance will be explained in Section III. Once the terminal voltages and currents are determined, the embedding network is directly synthesized using the simple circuit theory. In the substitution for the embedding network described above, the following two facts are assumed: 1) similar to the simulation using OSCTEST, all the harmonics are generated by the fundamental incident wave and 2) since is the impedance looking into the feedback loop at the drain-source terminal, this may be assumed passive.
In the above approach, the net power delivered to the load and the dc-RF conversion efficiency are defined by (1) (2) where is the normalization impedance of the -parameters, and , , and are terminal dc voltages and currents applied to the active device.
B. Synthesis of the Embedding Network
The net power of (1) will be reproduced as the fundamental output power of the oscillator if the embedding feedback network of the oscillator is synthesized for the terminal voltages and currents to be the same as those of Fig. 2 . Once the terminal voltages and currents are determined using the above approach, it is possible to obtain the values of all elements of the generalized six basic oscillator configurations: three shunt topologies and three series topologies. For the series feedback topology of Fig. 3 , which has a load connected to the drain port, the embedding elements are uniquely determined by
where , , , and are defined in Appendix I.
III. LOAD-LINE ANALYSIS: DETERMINATION OF OPTIMUM RF DRIVE LEVEL AND HARMONIC LOAD LINE
A. Analytic Load Line for a High-Efficiency Oscillator with Low Drain Bias
As explained in the previous section, the design of an oscillator with high efficiency is directly related to the load line of an amplifier with high efficiency. In an amplifier design, the improvement of dc-to-RF efficiency is generally obtained by using highly driven class-B or class-F amplification terminated by proper harmonic terminations. In such a case, the waveform of the drain current becomes a pulsed shape, while the drain voltage is maintained sinusoidal with the harmonic voltages shorted. Further improvements in output power and efficiency are obtained when the drain voltage becomes a square wave, especially for a low drain bias [10] . As described above, the optimum load impedance has been studied for maximum drain efficiency. In this paper, only the fundamental and second harmonic impedances are taken into account in the implementation of the load impedance. The optimum loads are given as follows: (6) where is the drain saturation voltage, is the maximum drain current and . Fig. 4 shows the equivalent circuit of MESFET or high electron-mobility transistor (HEMT) with parasitic elements. In the derivation of (6), the active device is assumed to be an ideal voltage-controlled current source without an internal resistance. However, a real transistor has an internal resistor . Therefore, a portion of the generated output power may be dissipated in the internal resistor . In order to eliminate the parasitic elements' effects, the terminal impedance for should be calculated. The terminal impedance compensating for the parasitic elements is given by (7) where is the order of harmonics.
Fig . 5 shows the results of the active device analysis (ADA) for HEMT (Fujitsu FHX35LG) with the harmonic load of (7) at V and V. The simulation is performed by HP-Libra with the EEHEMT3 model. From  Fig. 5 , we note that, for the oscillator initially biased near pinchoff, the dc drain current significantly increases as the RF-drive level increases. In proportion to the dc drain current, the output power and conversion efficiency also increase until the gate-source Schottky barrier is turned on. The maximum dc-to-RF conversion efficiency occurs at the point where the gate-source Schottky barrier begins to be turned on, while the maximum output power is observed at slightly above the gate turn-on voltage. If the Schottky barrier of the gate-source junction is turned on, the transconductance rapidly decreases due to the loss in the gate-source junction. Theoretically, the RF drive level for the highest efficiency is the incident power that makes the gate-source barrier turn on, but this level may degrade the active device. Thus, in practical design, it is better to select a level slightly below the theoretical RF drive level.
B. Load-Pull Harmonic Load Line for Maximum Power or Highest Efficiency
The output power and efficiency in Fig. 2 depend on the initial dc bias conditions, load impedance, and RF drive level. To investigate the effects of the fundamental frequency load impedance on the performance of the oscillator, the load-pull is carried out on the Smith chart of the fundamental impedance with the second harmonic terminated with an impedance of (7). The load impedance can considerably change output power and efficiency, as shown in Figs. 6 and 7. These results are similar to those of power amplifiers. In Figs. 6 and 7, it is noted that the optimum loads of maximum output power and highest efficiency are slightly different. This is due to the variation in the drain current to the load impedance, as shown in Fig. 8 . The slight variation of the drain current changes efficiency around the maximum output power. The reflection coefficients calculated from (7) and obtained from the load-pull for the highest efficiency are from the analytic harmonic load line of (7) from the load-pull of Fig. 6 .
The optimum load calculated from the analytic load line is very similar to that of the load-pull. For the circuits initially biased near pinchoff, the harmonic effect on the output power is very important. To examine the harmonic effects, the second harmonic load-pull is performed. As it is known that the output power and efficiency can be improved by selecting a reactive harmonic termination, the second harmonic effects are studied by varying the phase of the second harmonic reflection coefficient for a reactive load. As shown in Fig. 9 , the output power of 2.5 dB and the dc-to-RF conversion efficiency of 17.5% can be improved by properly selecting the phase of the second harmonic load in the case of a low gate bias ( V). In Fig. 9 , the point of the best performance corresponds to the shorted load. We also perform the second harmonic source-pull at the same drive level ( dBm). The result shows that the performance variation is very small when the second harmonic load is incorporated at the input port. To the authors' knowledge, this is because the input drive level (7 dBm) is sufficiently lower than the maximum operating point (approximately 10 dBm, as shown in Fig. 5 ). There should be more power (or efficiency) variations due to input harmonic loads as the input drive level increases. ) shows the load-line curves for maximum efficiency and maximum output power, respectively. Since only the second harmonic component is optimized to be shorted in the above procedure, our oscillator may operate between class-B and class-F. Fig. 11(a) and (b) shows time waveforms of drain voltage and current for maximum efficiency and maximum output power, respectively. They have nearly square waveforms and their waveforms are nearly out of phase, therefore, the dc power consumption becomes quite small. Fig. 12 shows the simulation results of the output power and dc-to-RF conversion efficiency for the various initial dc bias points. Notice that there is the optimum drain voltage for maximum efficiency at which transconductance is maximum. If the drain voltage increases beyond the optimum value, the output power increases while the efficiency decreases slightly. It is interesting to note that conversion efficiency is not sensitive to the initial dc bias, while the output power is quite dependent on it. The initial bias point has no first-order relationship to the class of operation, but it imposes a limit on the terminal voltages and currents in the oscillator. 
IV. CRITERIA FOR THE SELF-OSCILLATION CONDITION
As the gate bias goes down near pinchoff, the efficiency of the oscillator is shown to be increased in Fig. 12 . However, the transconductance ( ) of the device is so small near the pinchoff bias that oscillators may have a bad start-up condition. It is necessary to test the oscillation possibility for such a circuit. An oscillation is triggered by noise and builds up until it reaches the steady-state condition. Hence, two conditions-start-up and build-up-are required to test whether or not the designed circuit oscillates at the desired frequency and RF-drive level. The start-up condition is used as a small-signal stability criterion to check whether or not the designed circuit meets the linear (or small-signal) oscillation condition. The build-up condition is used as a large-signal criterion to test whether or not the noise satisfying the linear oscillation condition builds up to the desired RF-drive level.
A. System Characteristic Equation (SCE) as a Small-Signal Criterion for the Start-Up Condition
It is important to check at which frequency the oscillation will start up in response to ambient noise. For this purpose, we have devised a graphical approach that can test whether a linear circuit has an unstable pole near a particular frequency. As a test function, the SCE is considered because it exists uniquely for a linear circuit. An accurate SCE is defined by using node-based parameters, such as -parameters, but it is so complex that we cannot quickly assess the stability of a given circuit [11] .
In order to test the stability of a circuit more quickly, we define the SCE using the two-port -parameters of the active transistor and embedding feedback network, as shown in Fig. 13 . Using Mason's rule, the SCE is given by (9) where are the first-and the second-order loop sums defined in Mason's rule, respectively. The SCE of the general feedback circuit is given by (10) where is a complex angular frequency, 's are theparameters of the transistor, and 's are that of the feedback network.
The real term of the solution, of (10) is given by (detailed derivation is given in Appendix II) (11) We use the sign of as a criterion to test whether a linear circuit is stable or unstable. A positive sign of means that a pole of characteristic equation exists in the right half-plane and, therefore, the circuit may oscillate at . The sign of is determined by two factorsand . In many cases, only is used as a criterion for stability, but it is meaningful only if the imaginary part of the derivative of the SCE with respect to frequency is positive. Sinceparameters depend on the normalization impedance, the sign of may be positive or negative. Therefore, the sign of is not sufficient for the decision of stability. The sign of is more easily found using a graphical method. Fig. 14 shows the locus of the SCE of the designed oscillator. Since and , the sign of is positive, therefore the designed circuit is unstable and the initial oscillation occurs near GHz.
B. Added Power Gain as a Large-Signal Criterion for Build-Up of the Oscillation Condition
At the beginning, the oscillation is triggered by a smallsignal noise, after which the triggered signal builds up to the steady-state signal. The amplitude of the input drive voltage of the transistor is varied in the transient process from the start-up to the steady state. In order to investigate the buildup process of the oscillation signal, the gain of transistor and loss of the embedding network should be compared [12] in the transient process since the added power gain is a function of the amplitude of the input drive voltage. At the steady state, the loss of the embedding network should be the same as the added power gain of transistor. The added power gain of a device can be defined as (12) In order to reach the desired steady-state oscillation condition, the added power gain at start-up must be larger than that at the steady-state incident power level determined from the analysis of the active device, i.e., --in transient process (13) where -is the input drive level at start-up and -is the desired RF-drive level at steady state. The curves of the added power gain for different gate voltages are shown in Fig. 15 , where the gains are varied appreciably with the input incident power level. In Fig. 15, if the RF drive level is chosen at the point marked with an arrow, oscillators biased with V and V can reach the designed operation point (the steady-state oscillation condition) because (13) is satisfied. However, the oscillator biased below V cannot reach the designed steady state. In this case, the designed circuit cannot oscillate by itself. Thus, in order to design oscillators in the self-oscillating mode, the gate bias voltage should be larger than 0.65 V.
V. OSCILLATOR DESIGN AND PERFORMANCE
The proposed design method is demonstrated by designing a high-efficiency oscillator using a Fujitsu HEMT (FHX35LG) Table I illustrates the specifications of the HEMT used in this paper. Fig. 16 shows a flowchart to summarize the design procedures mentioned above. To realize the harmonic load in the embedding network, the source impedance is shorted at and then the second harmonic load is synthesized at the drain port. The effects of the second harmonic impedance of the gate impedance, is neglected. The implementation of the embedding network is shown in Fig. 17 . At drain load, the second harmonic reactive termination is implemented by microstrip lines and radial stubs. An efficiency of 61% is obtained by setting the gate voltage to 1.5 V, which is the maximum efficiency over the entire operating gate voltages. The maximum output of 14.46 dBm is obtained at V. Since the 1-dB saturated output power of this device is approximately 14 dBm, the operating point of the HEMT is in a strong saturation region. This RF-drive level makes the gate-source Schottky barrier turn on slightly. The self-oscillation mode is observed when the gate bias voltage is higher than 0.65 V, which shows good agreement with the prediction from (12) . Fig. 18 plots efficiency and output power as a function of gate bias. Experimental data agree well with the theoretical prediction by the proposed ADA shown in Table II . Some published high-efficiency oscillator results are compared in Fig. 19 . The designed oscillator has the highest efficiency with a low drain bias of 2 V. 
VI. CONCLUSION
A systematic design method has been presented for the design of a high-efficiency harmonic loaded oscillator. Using the proposed method, output power, efficiency, and dc-bias current shift can be predicted in the design stage by only analyzing the active device. The effects of the fundamental and harmonic loads on dc-RF conversion efficiency and output power was discussed. In the authors' experience, the oscillation analysis in the frequency domain has a severe convergence problem with respect to the position of OSCTEST. However, the proposed approach has rarely the convergence problem since it has the more simple topology than the oscillation circuit. Two stability criteria of start-up and build-up were derived and applied to the design of a high-efficiency oscillator. An HEMT oscillator was built and tested to verify the proposed approach. An efficiency of 61% with a bias of 2 V has been successfully demonstrated at 1.86 GHz. Good agreement has been found between the measured data and prediction from the proposed design approach. This approach has, therefore, been used to effectively optimize the performance of the oscillator.
APPENDIX I EXTERNAL EMBEDDING CIRCUIT SYNTHESIS
The oscillator circuit can be decomposed into the active and embedding networks, as shown in Fig. 3 . The terminal voltages and currents can be expressed in -parameters as (14) where 's represent the impedance parameters for the passive embedding network. For the T-shaped embedding network, shown in Fig. 3 , the passive embedding network parameters are expressed in terms of the source, gate, and drain impedances of Fig. 3 (9) is located near the zero phase frequency of on the axis defined by (27) It is convenient to write the solution of (9) as (28) where and are assumed to be small relative to . 
where and represent the real and imaginary parts of the partial derivative of with respect to , respectively. Solving for with (30) and (31) gives (32) If the sign of is positive, the system pole of (9) exists in the right-hand-side plane. This means that the circuit may oscillate at . The sign of is determined by two factors:
and . Four cases for stability are listed in Table III. 
